

Features

- Uses advanced SGT technology
- Extremely low on-resistance $R_{DS(on)}$
- Excellent gate charge x $R_{DS(on)}$ product(FOM)

Product Summary			
V_{DS}	$R_{DS(on)}$ (m Ω) Typ	I_D (A)	Q_g (Typ)
100V	2.1 @ 10V 40A	246	169nc


Mechanical Data

- Case:TOLL Package

TOLL
DS021N10T

Application

- Motor control and drives
- Battery management
- DC/DC converter
- General purpose applications



Ordering Information

Part No.	Marking.	Package Type	Package	Quality(box)
DS021N10T	DS021N10T	TOLL	Tape & Reel	2000

Block Diagram

Pin Definition:

1. Gate
2. Drain
3/4/5/6/7/8/9. Source




Table1 Absolute Maximum Ratings ($T_c=25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	$T_c=25^\circ\text{C}$	A
		$T_c=100^\circ\text{C}$	
Pulsed Drain Current (Note 1)	I_{DM}	960	A
Single Pulse Avalanche Energy(Note 2)	E_{AS}	1521	mJ
Power Dissipation $T_c=25^\circ\text{C}$	P_D	272	W
Operating Junction and Storage Temperature	T_J/T_{STG}	$-55\sim +150$	$^\circ\text{C}$

Table 2. Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance Junction to Ambient. Max	$R_{\theta JA}$	40.0	$^{\circ}\text{C/W}$
Thermal resistance Junction to Case. Max	$R_{\theta JC}$	0.46	$^{\circ}\text{C/W}$

Table 3. Electrical Characteristics ($T_J=25^{\circ}\text{C}$, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Off Characteristics							
Drain-Source Breakdown Voltage		BV _{DSS}	V _{GS} =0V,I _D =250μA	100	-	-	V
Drain-Source Leakage Current		I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μA
Gate- Source Leakage Current	Forward	I _{GSS}	V _{GS} =20V,V _{DS} =0V	-	-	100	nA
	Reverse		V _{GS} =-20V,V _{DS} =0V	-	-	-100	nA
On Characteristics(Note 3)							
Gate Threshold Voltage		V _{GS(TH)}	V _{DS} =V _{GS} ,I _D =250μA	2.0	-	4.0	V
Static Drain-Source On-State Resistance		R _{DS(ON)}	V _{GS} =10V,I _D =40A	-	2.1	2.5	mΩ
Dynamic Characteristics(Note 4)							
Input Capacitance		C _{ISS}	V _{DS} =40V,V _{GS} =0V,f=1MHz	-	9162	-	pF
Output Capacitance		C _{OSS}		-	2148	-	pF
Reverse Transfer Capacitance		C _{RSS}		-	168	-	pF
Switching Characteristics (Note 4)							
Turn-On Delay Time		t _{d(on)}	V _{DS} =50V, V _{GS} =10V,R _G =3Ω,	-	35	-	ns
Turn-On Rise Time		t _R		-	111	-	ns
Turn-Off Delay Time		t _{d(off)}		-	84	-	ns
Turn-Off Fall Time		t _f		-	112	-	ns
Total Gate Charge		Q _G	V _{DS} =50V,I _D =40A, V _{GS} =10V	-	169	-	nC
Gate-Source Charge		Q _{GS}		-	67	-	nC
Gate-Drain Charge		Q _{GD}		-	30	-	nC
Drain-Source Diode Characteristics and Maximum Ratings							
Drain-Source Diode Forward Voltage		V _{SD}	V _{GS} =0V, I _S =40A	-	-	1.2	V
Reverse Recovery Time		t _{rr}	I _F =100A,dI _F /dt=100A/μs	-	101	-	ns
Reverse Recovery Charge		Q _{RR}	I _F =100A,dI _F /dt=100A/μs	-	338	-	nC

Notes : 1 Repetitive Rating:Pulse width limited by maximum junction temperature

2 $L = 0.5\text{mH}$, $R_G = 25\Omega$, Starting $T_J=25^{\circ}\text{C}$

3 Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$

4 Guaranteed by design, not subject to production

Typical Characteristics Diagrams

Figure 1. Output Characteristics




Figure 2. Normalized $R_{DS(on)}$ vs Temperature




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate charge




Figure 6. Source-Drain Diode Forward Voltage




Figure7.Maximum Drain Current vs Temperature




Figure 8. Power dissipation




Figure 9.






Figure 10. Maximum Transient Thermal Impedance


Fig 12: Max. Transient Thermal Impedance




Typical Test Circuit




1) Gate Charge Test Circuit




2) . Gate Charge Waveform




3) Resistive Switching Test Circuit




4) Resistive Switching Waveforms




5) Diode Reverse Recovery Test Circuit



6) Diode Reverse Recovery Waveform



7) . Unclamped Inductive Switching Test Circuit



8) Unclamped Inductive Switching Waveforms

Product Names Rules

X X X N E X X X

Process Type:
VDMOS:default
Super junction:SJ
Low Voltage trench:D
Low Voltage SGT:DS

R_{DS(ON)}, Typ
With 3-4 Digital,
For Example:
0.8mΩ :0080,
6.7mΩ:067,
10mΩ:10,

Channel Code
N channel:N
P channel:P


Package Code
TO-220:Default
ITO-220:F
TO-262:E
TO-263:D
TO-252:M
TO-251:N
TO-263-7L:D7
TOLL:T

Rated Voltage Code
With 2 Digital,For Example:
600V:60
60V:06


Special Function Code
G-S ESD Protection:E
No Protection:Default

Dimensions

TOLL PACKAGE OUTLINE DIMENSIONS



Suggested Pad Layout



Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of JH.
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.