



D10N07G3

56A 70V N-Channel Enhancement Mode Power MOSFET

Features

- Fast switching
- Extremely low on-resistance RDS(on)
- 100% single pulse avalanche energy test

Product Summary			
V _{DS}	R _{D(on)} (mΩ) Typ	I _D (A)	Q _G (Typ)
70V	10 @ 10V 30A	56	46.3nC

Mechanical Data


- Case:DFN5×6 Package

DFN5×6

D10N07G3

Application


- Switching Application
- SR (Synchronous rectification)
- DC/DC converter
- Full bridge control



Ordering Information

Part No.	Package Type	Package	Quality(box)
D10N07G3	DFN5×6	Tape & Reel	5000

Block Diagram

Table1 Absolute Maximum Ratings (T_c=25°C, unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	70	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current (Note 5) T _c =25°C	I _D	56	A
T _c =100°C		39	
Pulsed Drain Current (Note 1)	I _{DM}	224	A
Single Pulse Avalanche Energy (Note 2)	E _{AS}	182	mJ
Power Dissipation T _c =25°C	P _D	75	W
Operating Junction and Storage Temperature	T _J /T _{STG}	-55~+150	°C

Table 2.Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance Junction to Ambient,,Max	R _{θJA}	50	°C/W
Thermal resistance Junction to Case,Max	R _{θJC}	1.67	°C/W

Table 3. Electrical Characteristics (T_J=25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	V _{DSS}	V _{GS} =0V,I _D =250μA	70	-	-	V
Drain-Source Leakage Current	I _{DS}	V _{DS} =68V,V _{GS} =0V	-	-	1	μA
Gate- Source Leakage Current	Forward	I _{GSS}	V _{GS} =20V,V _{DS} =0V	-	-	100 nA
	Reverse		V _{GS} =-20V,V _{DS} =0V	-	-	-100 nA
On Characteristics(Note 3)						
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} ,I _D =250μA	2.0	3.0	4.0	V
Static Drain-Source On-State Resistance	R _{DSS(ON)}	V _{GS} =10V,I _D =30A	-	10	12	mΩ
Dynamic Characteristics(Note 4)						
Input Capacitance	C _{iss}	V _{DS} =35V,V _{GS} =0V,f=1MHz	-	2160	-	pF
Output Capacitance	C _{oss}		-	174	-	pF
Reverse Transfer Capacitance	C _{rss}		-	120	-	pF
Gate Resistance	R _G	f=1MHz	-	1.8	-	Ω
Switching Characteristics (Note 4)						
Turn-On Delay Time	t _{d(on)}	V _{DS} =35V,R _{GEN} =2Ω V _{GS} =10V,I _D =30A,	-	21	-	ns
Turn-On Rise Time	t _r		-	100	-	ns
Turn-Off Delay Time	t _{d(off)}		-	9.5	-	ns
Turn-Off Fall Time	t _f		-	17	-	ns
Total Gate Charge	Q _G	V _{DS} =35V,I _D =30A, V _{GS} =10V	-	46.3	-	nC
Gate-Source Charge	Q _{GS}		-	15.2	-	nC
Gate-Drain Charge	Q _{GD}		-	14.5	-	nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =30A	-	-	1.2	V
Maximum Continuous Drain-Source Diode Forward Current	I _S		-	-	56	A
Reverse Recovery Time	t _{rr}	V _{GS} =0V, I _F =30A dI _F /dt=100A/μs	-	24.2	-	ns
Reverse Recovery Charge	Q _{RR}		-	18.2	-	nC

Notes : 1 Repetitive Rating:Pulse width limited by maximum junction temperature

2 L=0.5mH, V_{DD}=50V,V_{GATE}=60V,,Starting T_J=25°C

3 Pulse Test: Pulse width ≤300μS, Duty cycle≤2%

4 Guaranteed by design,not subject to production

5 The maximum current is limited by the package.

Typical Characteristics Diagrams

Figure 1. Output Characteristics




Figure 2. Normalized R_{DS(ON)} vs Temperature




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate charge




Figure 6. Source-Drain Diode Forward Voltage




Figure 7. Maximum Drain Current vs Temperature




Figure 8. Power dissipation




Figure 9. Safe operating area







Figure 10. Maximum Transient Thermal Impedance




Typical Test Circuit




1) Gate Charge Test Circuit




2) . Gate Charge Waveform




3) Resistive Switching Test Circuit




4) Resistive Switching Waveforms




5) Diode Reverse Recovery Test Circuit



6) Diode Reverse Recovery Waveform




7) Unclamped Inductive Switching Test Circuit




8) Unclamped Inductive Switching Waveforms

Product Names Rules




Dimensions

DFN5×6 PACKAGE OUTLINE DIMENSIONS



Suggested Pad Layout

Dim	Min	Max	Type
A	0.90	1.10	1.00
b	0.23	0.41	0.32
b1	0.24	0.30	0.27
b2	0.16	0.32	0.23
c	0.17	0.27	0.22
D	-	-	5.01
D1	4.80	4.95	4.88
D2	-	-	3.98
E	-	-	6.06
E1	5.72	5.82	5.77
E2	3.42	3.52	3.47
k	-	-	1.33
L	0.56	0.66	0.61
La	0.57	0.67	0.63
L1	0.06	0.15	0.11
L4	-	-	0.06
M	3.00	3.20	3.08
Ø	10	11	10.39



Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of JH.
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.