

Features

- Uses advanced SGT technology
- Extremely low on-resistance RDS(on)
- Excellent gate charge x RDS(on) product(FOM)

Product Summary			
V _{DS}	R _{DS(on)} (mΩ) Typ	I _D (A)	Q _g (Typ)
80V	1.8 @ 10V 40A	250	64nc


Mechanical Data

- Case:TOLL Package

TOLL
D023N08T

Application

- Motor control and drives
- Battery management
- DC/DC converter
- General purpose applications



Ordering Information

Part No.	Package Type	Package	Quality(box)
D023N08T	TOLL	Tape & Reel	2000

Block Diagram

Pin Definition:

- 1. Gate
- 2. Drain
- 3/4/5/6/7/8/9. Source




Table1 Absolute Maximum Ratings (T_c=25°C, unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	80	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _D	T _c =25°C	250
		T _c =100°C	185
Pulsed Drain Current (Note 1)	I _{DM}	1000	A
Single Pulse Avalanche Energy(Note 2)	E _{AS}	2025	mJ
Power Dissipation T _c =25°C	P _D	244	W
Operating Junction and Storage Temperature	T _J /T _{STG}	-55~+150	°C

Table 2. Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance Junction to Ambient	$R_{\theta JA}$	62	$^{\circ}C/W$
Thermal resistance Junction to Case	$R_{\theta JC}$	0.5	$^{\circ}C/W$

Table 3. Electrical Characteristics ($T_J=25^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	80	-	-	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=80V, V_{GS}=0V$	-	-	1	μA
Gate- Source Leakage Current	Forward	$V_{GS}=20V, V_{DS}=0V$	-	-	100	nA
	Reverse	$V_{GS}=-20V, V_{DS}=0V$	-	-	-100	nA
On Characteristics(Note 3)						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	3.0	4.0	V
Static Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=40A$	-	1.8	2.3	m Ω
Transconductance	g_{fs}	$V_{GS}=5V, I_D=50A$	170	-	-	s
Dynamic Characteristics(Note 4)						
Input Capacitance	C_{iss}	$V_{DS}=40V, V_{GS}=0V, f=1MHz$	-	10384	-	pF
Output Capacitance	C_{oss}		-	1603	-	pF
Reverse Transfer Capacitance	C_{rss}		-	243	-	pF
Gate Resistance	R_G	$V_{DD}=0V, V_{GS}=0V, f=1MHz$	-	0.7	-	Ω
Switching Characteristics (Note 4)						
Turn-On Delay Time	$t_d(on)$	$V_{DS}=50V, V_{GS}=10V, R_L=3\Omega,$	-	26	-	ns
Turn-On Rise Time	t_r		-	47	-	ns
Turn-Off Delay Time	$t_d(off)$		-	54	-	ns
Turn-Off Fall Time	t_f		-	28	-	ns
Total Gate Charge	Q_G	$V_{DS}=40V, I_D=30A, V_{GS}=10V$	-	64	-	nC
Gate-Source Charge	Q_{GS}		-	19	-	nC
Gate-Drain Charge	Q_{GD}		-	17	-	nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_S=50A$	-	0.8	1.2	V
Maximum Continuous Drain-Source Diode Forward Current	I_S		-	-	250	A
Reverse Recovery Time	t_{rr}	$V_{GS}=0V, I_F=30A, dI_F/dt=500A/\mu s$	-	66	-	ns
Reverse Recovery Charge	Q_{RR}		-	80	-	nC

Notes : 1 Repetitive Rating:Pulse width limited by maximum junction temperature

2 $L=0.5mH, R_G=25\Omega, Starting T_J=25^{\circ}C$

3 Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$

4 Guaranteed by design, not subject to production

Typical Characteristics Diagrams

Figure 1. Output Characteristics




Figure 2. Normalized $R_{DS(ON)}$ vs Temperature




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate charge




Figure 6. Source-Drain Diode Forward Voltage




Figure 7. Maximum Drain Current vs Temperature




Figure 8. Transfer Characteristics




Figure 9. Safe operating area







Figure 10. Maximum Transient Thermal Impedance




Typical Test Circuit




1) Gate Charge Test Circuit




2) Gate Charge Waveform




3) Resistive Switching Test Circuit




4) Resistive Switching Waveforms




5) Diode Reverse Recovery Test Circuit



6) Diode Reverse Recovery Waveform




7) . Unclamped Inductive Switching Test Circuit



8) Unclamped Inductive Switching Waveforms


Product Names Rules

X X X N E X X X-X X X




Dimensions

TOLL PACKAGE OUTLINE DIMENSIONS



Suggested Pad Layout



Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of JH.
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.