

Features

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Description



The JHS6115 is the high cell density trenched P-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The JHS6115 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

Product Summary

BVDSS	RDSON	ID
-60V	25mΩ	-11A

SOP-8 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-60	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^\circ\text{C}$	Continuous Drain Current, $-V_{GS} @ -10V^1$	-11	A
$I_D@T_C=100^\circ\text{C}$	Continuous Drain Current, $-V_{GS} @ -10V^1$	-8.5	A
I_{DM}	Pulsed Drain Current ²	-22	A
EAS	Single Pulse Avalanche Energy ³	113	mJ
I_{AS}	Avalanche Current	47.6	A
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation ⁴	5.2	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	85	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	24	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-60	---	---	V
ΔBV _{DSS} /ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C, I _D =-1mA	---	-0.035	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =-10V, I _D =-10A	---	---	25	mΩ
		V _{GS} =-4.5V, I _D =-8A	---	---	33	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =-250uA	-1.0	---	-2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	4.28	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-48V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =-48V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =-10V, I _D =-18A	---	23	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	7	---	Ω
Q _g	Total Gate Charge (-4.5V)	V _{DS} =-20V, V _{GS} =-4.5V, I _D =-10A	---	25	---	nC
Q _{gs}	Gate-Source Charge		---	6.7	---	
Q _{gd}	Gate-Drain Charge		---	5.5	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =-15V, V _{GS} =-10V, R _G =3.3Ω, I _D =-1A	---	38	---	ns
T _r	Rise Time		---	23.6	---	
T _{d(off)}	Turn-Off Delay Time		---	100	---	
T _f	Fall Time		---	6.8	---	
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz	---	3635	---	pF
C _{oss}	Output Capacitance		---	224	---	
C _{rss}	Reverse Transfer Capacitance		---	141	---	

Diode Characteristics

I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	-11	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	-22	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =-1A, T _J =25°C	---	---	-1	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The EAS data shows Max. rating . The test condition is V_{DD}=-25V, V_{GS}=-10V, L=0.1mH, I_{AS}=-47.6A
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_S , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Waveform

SOP-8L Package Outline



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.700	5.150	0.185	0.203
B	3.700	4.100	0.146	0.161
C	1.23	1.753	0.048	0.069
D	0.310	0.510	0.012	0.020
F	1.070	1.470	0.042	0.058
H	0.160	0.254	0.006	0.010
I	0.050	0.254	0.002	0.010
J	5.750	6.250	0.226	0.246
M	0.400	1.270	0.016	0.050

Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.

- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.

- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

- No license is granted by implication or otherwise under any intellectual property rights of JH.

- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.