

## Features

- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

## Product Summary


BVDSS	RDS(on)	ID
100V	160mΩ	3A

## Description

The JHK0014 is the high cell density trenched N-ch MOSFETs, which provide excellent RDS(on) and gate charge for most of the synchronous buck converter applications.

The JHK0014 meet the RoHS and Green Product requirement with full function reliability approved.

## SOT-89 Pin Configuration



## Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	100	V
V <sub>GS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub> @T <sub>C</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	3	A
I <sub>D</sub> @T <sub>C</sub> =70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	2.4	A
I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	12	A
P <sub>D</sub> @T <sub>A</sub> =25°C	Total Power Dissipation <sup>3</sup>	1.5	W
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
T <sub>J</sub>	Operating Junction Temperature Range	-55 to 150	°C

## Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R <sub>θJA</sub>	Thermal Resistance Junction-ambient <sup>1</sup>	---	83	°C/W
R <sub>θJC</sub>	Thermal Resistance Junction-Case <sup>1</sup>	---	40	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$	100	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=10\text{V}$ , $I_D=2\text{A}$	---	136	160	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$ , $I_D=1\text{A}$	---	140	170	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$ , $I_D=250\mu\text{A}$	1.0	1.7	2.5	V
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=80\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=25^\circ\text{C}$	---	---	1	$\text{uA}$
		$V_{\text{DS}}=80\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=55^\circ\text{C}$	---	---	5	
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	---	---	$\pm 100$	nA
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=5\text{V}$ , $I_D=2\text{A}$	---	10.2	---	S
$R_g$	Gate Resistance	$V_{\text{DS}}=0\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	2.3	---	$\Omega$
$Q_g$	Total Gate Charge (10V)	$V_{\text{DS}}=60\text{V}$ , $V_{\text{GS}}=10\text{V}$ , $I_D=2\text{A}$	---	25.5	---	$\text{nC}$
$Q_{\text{gs}}$	Gate-Source Charge		---	4.2	---	
$Q_{\text{gd}}$	Gate-Drain Charge		---	4.3	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=50\text{V}$ , $V_{\text{GS}}=10\text{V}$ , $R_G=3.3\Omega$ $I_D=1\text{A}$	---	17.3	---	$\text{ns}$
$T_r$	Rise Time		---	2.8	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	50	---	
$T_f$	Fall Time		---	2.8	---	
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=15\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	1077	---	$\text{pF}$
$C_{\text{oss}}$	Output Capacitance		---	46	---	
$C_{\text{rss}}$	Reverse Transfer Capacitance		---	32	---	


**Diode Characteristics**

$I_s$	Continuous Source Current <sup>1,4</sup>	$V_G=V_D=0\text{V}$ , Force Current	---	---	3	A
$I_{\text{SM}}$	Pulsed Source Current <sup>2,4</sup>		---	---	12	A
$V_{\text{SD}}$	Diode Forward Voltage <sup>2</sup>	$V_{\text{GS}}=0\text{V}$ , $I_s=1\text{A}$ , $T_J=25^\circ\text{C}$	---	---	1.2	V


Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 4.The data is theoretically the same as  $I_D$  and  $I_s$  , in real applications , should be limited by total power dissipation.


### Typical Characteristics




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. Gate-Source**




**Fig.3 Forward Characteristics Of Reverse**








**Fig.4 Gate-Charge Characteristics**




**Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$**



**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**


**Fig.7 Capacitance**

**Fig.8 Safe Operating Area**

**Fig.9 Normalized Maximum Transient Thermal Impedance**

**Fig.10 Switching Time Waveform**

**Fig.11 Gate Charge Waveform**

## SOT-89 Package Outline



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.397	1.600	0.055	0.063
b	0.420	0.540	0.017	0.021
b1	0.420	0.540	0.017	0.021
B	2.388	2.591	0.094	0.102
C	3.937	4.242	0.155	0.167
C1	0.787	1.194	0.031	0.047
D	4.394	4.597	0.173	0.181
D1	1.397	1.753	0.055	0.069
e	1.448	1.549	0.057	0.061
H	0.350	0.44	0.014	0.017

## Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of JH.
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.