

FEATURES

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Product Summary

BVDSS	RDS ON	ID
30V	6.3mΩ	30A

DFN 3X3 Pin Configuration

General Description

The JHQ3052 is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The JHQ3052 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.




Table1 Absolute Maximum Ratings (T_c=25°C, unless otherwise specified)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	30	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _c =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	30	A
I _D @T _c =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	24	A
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	20	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	15	A
I _{DM}	Pulsed Drain Current ²	100	A
EAS	Single Pulse Avalanche Energy ³	28.8	mJ
I _{AS}	Avalanche Current	24	A
P _D @T _c =25°C	Total Power Dissipation ⁴	24	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	60	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	5.2	°C/W

Electrical Characteristics ($T_J = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$	30	---	---	V
$R_{DS(\text{ON})}$	Static Drain -Source On -Resistance ²	$V_{GS} = 10\text{V}$, $I_D = 20\text{A}$	---	5	6.3	$\text{m}\Omega$
		$V_{GS} = 4.5\text{V}$, $I_D = 15\text{A}$	---	6.9	9	
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250\mu\text{A}$	1.2	---	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS} = 24\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 25^\circ\text{C}$	---	---	1	μA
		$V_{DS} = 24\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate -Source Leakage Current	$V_{GS} = \pm 20\text{V}$, $V_{DS} = 0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS} = 5\text{V}$, $I_D = 30\text{A}$	---	43	---	S
R_g	Gate Resistance	$V_{DS} = 0\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$	---	1.7	---	Ω
Q_g	Total Gate Charge (4.5 V)	$V_{DS} = 15\text{V}$, $V_{GS} = 4.5\text{V}$, $I_D = 15\text{A}$	---	8	---	nC
Q_{gs}	Gate -Source Charge		---	2.4	---	
Q_{gd}	Gate -Drain Charge		---	3.2	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD} = 15\text{V}$, $V_{GS} = 10\text{V}$, $R_G = 3.3$	---	7.1	---	ns
T_r	Rise Time		---	40	---	
$T_{d(off)}$	Turn-Off Delay Time		---	15	---	
T_f	Fall Time		---	6	---	
C_{iss}	Input Capacitance	$V_{DS} = 15\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$	---	814	---	pF
C_{oss}	Output Capacitance		---	498	---	
C_{rss}	Reverse Transfer Capacitance		---	41	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,6}	$V_G = V_D = 0\text{V}$, Force Current	---	---	24	A
V_{SD}	Diode Forward Voltage ²	$V_{GS} = 0\text{V}$, $I_S = 1\text{A}$, $T_J = 25^\circ\text{C}$	---	---	1	V
t_{rr}	Reverse Recovery Time	$I_F = 15\text{ A}$, $dI/dt = 100\text{A}/\text{s}$,	---	34	---	nS
Q_{rr}	Reverse Recovery Charge	$T_J = 25^\circ\text{C}$	---	15	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch ² FR -4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD} = 25\text{V}$, $V_{GS} = 10\text{V}$, $L = 0.1\text{mH}$, $I_{AS} = 24\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On -Resistance vs G -S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate -Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(on)}$ vs T_J








Fig. 10 Switching Time Waveform

Fig. 11 Unclamped Inductive Switching Waveform

DFN3*3 Package Outline Dimensions



SYMBOLS	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.70	0.80	0.90	0.028	0.031	0.035
A2	0.00	--	0.05	0.000	--	0.002
B	0.24	0.30	0.35	0.009	0.012	0.014
C	0.10	0.15	0.25	0.004	0.006	0.010
D	2.90	3.00	3.20	0.114	0.118	0.126
D2	2.15	2.35	2.59	0.085	0.093	0.102
E	2.90	3.00	3.12	0.114	0.118	0.123
E2	3.05	3.20	3.45	0.120	0.126	0.136
E3	1.55	1.75	1.95	0.061	0.069	0.077
E4	0.48	0.58	0.68	0.019	0.023	0.027
E5	0.28	0.43	0.58	0.011	0.017	0.023
E6	0.43	0.63	0.87	0.017	0.025	0.034
L	0.30	0.40	0.50	0.012	0.016	0.020
L2	0.00	--	0.10	0.000	--	0.004
e	--	0.65	--	--	0.026	--

Friendship Reminder

■ JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.

■ Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

■ JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.

■ JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

■ No license is granted by implication or otherwise under any intellectual property rights of JH.

■ JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.