

Features

- Extremely low on-resistance $R_{DS(on)}$
- Excellent $Q_g \times R_{DS(on)}$ product(FOM)
- Rohs compliant

Product Summary			
V_{DS}	$R_{DS(on)}$ (m Ω) Typ	I_D (A)	Q_g (Typ)
100V	6.1 @ 10V 40A	80	67nc

Mechanical Data


- Case:DFN5 \times 6 Package

DFN5 \times 6

DS061N10G

Application

- Battery management
- UPS (Uninterruptible Power Supplies)
- Synchronous Rectification for AC/DC Quick Charger



Ordering Information

Part No.	Package Type	Package	Quality(box)
DS061N10G	DFN5 \times 6	Tape & Reel	5000

Block Diagram




Table1 Absolute Maximum Ratings ($T_c=25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	80	A
		52	
Pulsed Drain Current (Note 1)	I_{DM}	420	A
Single Pulse Avalanche Energy(Note 2)	E_{AS}	330	mJ
Power Dissipation $T_c=25^\circ\text{C}$	P_D	100	W
Operating Junction and Storage Temperature	T_J/T_{STG}	-55~+150	$^\circ\text{C}$

Table 2. Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance Junction to Ambient	$R_{\theta JA}$	64	$^{\circ}\text{C}/\text{W}$
Thermal resistance Junction to Case	$R_{\theta JC}$	1.25	$^{\circ}\text{C}/\text{W}$

Table 3. Electrical Characteristics ($T_J=25^{\circ}\text{C}$, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Off Characteristics							
Drain-Source Breakdown Voltage		BV _{DSS}	V _{GS} =0V,I _D =250μA	100	-	-	V
Drain-Source Leakage Current		I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μA
Gate- Source Leakage Current	Forward	I _{GSS}	V _{GS} =20V,V _{DS} =0V	-	-	100	nA
	Reverse		V _{GS} =-20V,V _{DS} =0V	-	-	-100	nA
On Characteristics(Note 3)							
Gate Threshold Voltage		V _{GS(TH)}	V _{DS} =V _{GS} ,I _D =250μA	1.2	1.7	2.5	V
Static Drain-Source On-State Resistance		R _{DS(ON)}	V _{GS} =10V,I _D =40A	-	6.1	7.2	mΩ
Dynamic Characteristics(Note 4)							
Input Capacitance		C _{ISS}	V _{DS} =50V,V _{GS} =0V,f=1MHz	-	3931	-	pF
Output Capacitance		C _{OSS}		-	330	-	pF
Reverse Transfer Capacitance		C _{RSS}		-	20	-	pF
Gate Resisitance		R _G	V _{DD} =0V,V _{GS} =0V,f=1MHz	-	2.5	-	Ω
Switching Characteristics (Note 4)							
Turn-On Delay Time		t _{d(on)}	V _{DS} =50V, V _{GS} =10V,R _L =2.7Ω,	-	15.3	-	ns
Turn-On Rise Time		t _r		-	90.1	-	ns
Turn-Off Delay Time		t _{d(off)}		-	23.6	-	ns
Turn-Off Fall Time		t _f		-	52.4	-	ns
Total Gate Charge		Q _G	V _{DS} =50V,I _D =50A, V _{GS} =10V	-	67	-	nC
Gate-Source Charge		Q _{GS}		-	13	-	nC
Gate-Drain Charge		Q _{GD}		-	15	-	nC
Drain-Source Diode Characteristics and Maximum Ratings							
Drain-Source Diode Forward Voltage		V _{SD}	V _{GS} =0V, I _S =20A	-	0.87	1.4	V
Maximum Continuous Drain-Source Diode Forward Current		I _S		-	-	80	A
Reverse Recovery Time		t _{rr}	V _{GS} =0V, I _F =20A dI _F /dt=100A/μs	-	60	-	ns
Reverse Recovery Charge		Q _{RR}		-	135	-	nC

Notes : 1 Repetitive Rating:Pulse width limited by maximum junction temperature

2 $L=0.5\text{mH}$, $R_G=25\Omega$, Starting $T_J=25^{\circ}\text{C}$

3 Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$

4 Guaranteed by design, not subject to production

Typical Characteristics Diagrams

Figure 1. Output Characteristics




Figure 2. Normalized $R_{DS(ON)}$ vs Temperature




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate charge




Figure 6. Source-Drain Diode Forward Voltage




Figure7.Maximum Drain Current vs Temperature




Figure 8. Transfer Characteristics




Figure 9. Safe operating area







Figure 10. Maximum Transient Thermal Impedance




Typical Test Circuit




1) Gate Charge Test Circuit




2) Gate Charge Waveform




3) Resistive Switching Test Circuit




4) Resistive Switching Waveforms




5) Diode Reverse Recovery Test Circuit



6) Diode Reverse Recovery Waveform



7) . Unclamped Inductive Switching Test Circuit



8) Unclamped Inductive Switching Waveforms

Product Names Rules

X X X X N E X X X

Process Type:
VDMOS:default
Super junction:SJ
Low Voltage trench:D

Rated Current Code
With 3 Digital,
For Example:
6.7mΩ:067,
10mΩ:100,


Channel Code
N channel:N
P channel:P

Package Code
TO-220:Default
ITO-220:F
TO-262:E
TO-263:D
TO-252:M
TO-251:N
TO-263-7L:D7
TOLL:T
DFN5×6:G

Rated Voltage Code
With 2 Digital,For Example:
600V:60
60V:06

Special Function Code
G-S ESD Protection:E
No Protection:Default

DFN5×6 PACKAGE OUTLINE DIMENSIONS




NOTES:

1. Dimension and tolerance per ASME Y14.5M, 1994.
2. All dimensions in millimeter (angle in degree).
3. Dimensions D1 and E1 do not include mold flash protrusions or gate burrs.

DIM.	MILLIMETER		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
b	0.31	0.41	0.51
c	0.20	0.25	0.30
D	5.00	5.20	5.40
D1	4.95	5.05	5.15
D2	4.00	4.10	4.20
E	6.05	6.15	6.25
E1	5.50	5.60	5.70
E2	3.42	3.53	3.63
e	1.27BSC		
H	0.60	0.70	0.80
L	0.50	0.70	0.80
K	1.23 REF		
θ	-	-	10°

Recommended Soldering Footprint



DIMENSIONS: MILLIMETERS

Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of JH.
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.