

Features

- Green Device Available
- Super Low Gate Charge
- Excellent Cdv/dt effect decline
- Advanced high cell density Trench technology

Product Summary


BVDSS	RDSON	ID
30V	25mΩ	24A

Description

The D24N03N is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The D24N03N meet the RoHS and Green Product requirement with full function reliability approved.

TO-251Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	24	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	15	A
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	7.3	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	5.8	A
I_{DM}	Pulsed Drain Current ²	50	A
EAS	Single Pulse Avalanche Energy ³	8.1	mJ
I_{AS}	Avalanche Current	12.7	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation ⁴	20.8	W
$P_D @ T_A = 25^\circ C$	Total Power Dissipation ⁴	2	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ C$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹	---	62	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	6	$^\circ C/W$

Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	---	---	V
ΔBV _{DSS} /ΔT _J	BVDSS Temperature Coefficient	Reference to 25°C, I _D =1mA	---	0.023	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =10A	---	---	25	mΩ
		V _{GS} =4.5V, I _D =8A	---	---	38	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.0	---	2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	-4.2	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =24V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =10A	---	5.5	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	2.3	---	Ω
Q _g	Total Gate Charge (4.5V)	V _{DS} =15V, V _{GS} =4.5V, I _D =10A	---	4.9	---	nC
Q _{gs}	Gate-Source Charge		---	1.66	---	
Q _{gd}	Gate-Drain Charge		---	1.85	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =15V, V _{GS} =10V, R _G =3.3Ω I _D =10A	---	1.6	---	ns
T _r	Rise Time		---	15.8	---	
T _{d(off)}	Turn-Off Delay Time		---	13	---	
T _f	Fall Time		---	4.8	---	
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	---	416	---	pF
C _{oss}	Output Capacitance		---	62	---	
C _{rss}	Reverse Transfer Capacitance		---	51	---	

Diode Characteristics

I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	24	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	50	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1.2	V
t _{rr}	Reverse Recovery Time	I _F =10A, dI/dt=100A/μs, T _J =25°C	---	8.7	---	nS
Q _{rr}	Reverse Recovery Charge		---	1.95	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The EAS data shows Max. rating . The test condition is V_{DD}=25V,V_{GS}=10V,L=0.1mH,I_{AS}=12.7A
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_S , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform

TO-251 Package Outline



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.20	2.40	0.087	0.094
A1	0.95	1.35	0.037	0.054
B	0.85	1.65	0.033	0.065
b	0.50	0.90	0.020	0.035
b1	0.60	1.10	0.023	0.043
c	0.43	0.61	0.017	0.024
c1	0.43	0.85	0.017	0.033
D	6.35	6.73	0.250	0.265
D1	5.2	5.46	0.205	0.215
E	5.4	6.22	0.213	0.245
e	2.30 BSC		0.091 BSC	
e1	4.50	4.70	0.177	0.185
L	7.50	9.65	0.295	0.380

Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of JH.
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.