




SEMICONDUCTOR

GSR4510T

N-Channel Super Trench PowerMOSFET

Description

The GSR4510T uses Super Trench technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.




Schematic Diagram


General Features

- $V_{DS} = 45V, I_D = 20A$
 $R_{DS(ON)} = 10m\Omega$ (typical) @ $V_{GS} = 10V$
- Excellent gate charge x $R_{DS(on)}$ product (FOM)
- Very low on-resistance $R_{DS(on)}$
- 150 °C operating temperature
- Pb-free lead plating
- 100% UIS and Rg tested

SOP-8



Mark



Application

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
GSR4510T	GSR4510T	SOP-8	330mm	12mm	4K/Reel

Absolute Maximum Ratings (Tc=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	45	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous (Silicon Limited) ^A	I_D	20	A
Drain Current-Continuous (Tc = 100°C)	$I_D(100^\circ C)$	6.5	A
Pulsed Drain Current (Package Limited) ^B	I_{DM}	80	A
Maximum Power Dissipation ^A	P_D	1.7	W
Single pulse avalanche energy L=0.3mH	E_{AS}	79	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	59	75	°C/W
Maximum Junction-to-Lead ^C	$R_{\theta JL}$	16	24	°C/W

GSR4510T

Electrical Characteristics (Tc=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	45	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} =-45V, V _{DS} =0V	-	-	100	nA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.0	1.5	2.2	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =10A			10	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =10A		75		S
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =20V f=1.0MHz		1500	1950	pF
Output Capacitance	C _{oss}			215		pF
Reverse Transfer Capacitance	C _{rss}			315		pF
Switching Characteristics						
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DS} =20V R _L =2Ω, R _{GEN} =3Ω		6.4		nS
Turn-on Rise Time	t _r			17.2		nS
Turn-Off Delay Time	t _{D(off)}			29.6		nS
Turn-Off Fall Time	t _f			16.8		nS
Total Gate Charge	Q _g	V _{GS} =10V, V _{DS} =20V, I _D =10A		27.2	37	nC
Gate-Source Charge	Q _{gs}			4.5		nC
Gate-Drain Charge	Q _{gd}			6.4		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V _{sd}	I _S =1A, V _{GS} =0V		0.72	1.0	V
Diode Forward Current	I _S				2.5	A
Reverse Recovery Time	t _{rr}	I _F =10A, di/dt=100A/μs		39	40	nS
Reverse Recovery Charge	Q _{rr}				19	

A: The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The value in any given application depends on the user's specific board design.

B: Repetitive rating, pulse width limited by junction temperature.

C: The R_{θJA} is the sum of the thermal impedance from junction to lead R_{θJL} and lead to ambient.

D: The static characteristics in Figures 1 to 6 are obtained using t<= 300μs pulses, duty cycle 0.5% max.

E: These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The SOA curve provides a single pulse rating.

F: The current rating is based on the t<= 10s thermal resistance rating.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)





Figure 11: Normalized Maximum Transient Thermal Impedance (Note E)

SOP-8



Suggested Pad Layout

Dimensions in inches and (millimeters)