

Features

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

Description



The JHQ3202 is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The JHQ3202 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

Product Summary

BVDSS	RDSON	ID
30V	18mΩ	28A

DFN3X3 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^1$	28	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^1$	18	A
$I_D @ T_A = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^1$	7.4	A
$I_D @ T_A = 70^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^1$	6	A
I_{DM}	Pulsed Drain Current ²	56	A
EAS	Single Pulse Avalanche Energy ³	22.1	mJ
I_{AS}	Avalanche Current	21	A
$P_D @ T_C = 25^\circ\text{C}$	Total Power Dissipation ⁴	20.8	W
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation ⁴	1.67	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹	---	75	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	6	$^\circ\text{C/W}$







Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =250uA	30	---	---	V
△BV _{DSS} /△T _J	BVDSS Temperature Coefficient	Reference to 25°C , I _D =1mA	---	0.022	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V , I _D =10A	---	---	18	mΩ
		V _{GS} =4.5V , I _D =5A	---	---	30	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.0	---	2.5	V
△V _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	-5.1	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V , V _{GS} =0V , T _J =25°C	---	---	1	uA
		V _{DS} =24V , V _{GS} =0V , T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V , V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =5V , I _D =10A	---	4.5	---	S
R _g	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz	---	2.5	---	Ω
Q _g	Total Gate Charge (4.5V)	V _{DS} =20V , V _{GS} =4.5V , I _D =10A	---	4.8	8.2	nC
Q _{gs}	Gate-Source Charge		---	2.2	3.8	
Q _{gd}	Gate-Drain Charge		---	1.4	2.5	
T _{d(on)}	Turn-On Delay Time	V _{DD} =12V , V _{GS} =10V , R _G =3.3Ω I _D =5A	---	4.1	---	ns
T _r	Rise Time		---	9.8	---	
T _{d(off)}	Turn-Off Delay Time		---	15.5	---	
T _f	Fall Time		---	6.0	---	
C _{iss}	Input Capacitance	V _{DS} =15V , V _{GS} =0V , f=1MHz	---	532	760	pF
C _{oss}	Output Capacitance		---	81	110	
C _{rss}	Reverse Transfer Capacitance		---	65	98	
Diode Characteristics						
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V , Force Current	---	---	28	A
I _{SM}	Pulsed Source Current ^{2,5}		---	---	56	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V , I _S =1A , T _J =25°C	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The EAS data shows Max. rating . The test condition is V_{DD}=25V,V_{GS}=10V,L=0.1mH,I_{AS}=21A
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_S , in real applications , should be limited by total power dissipation.

Typical Characteristics






Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform


DFN3*3 Package Outline Dimensions



SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	---	0.13	---
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	---	0.13	---
K	0.30	---	---
θ	---	10°	12°
M	*	*	0.15

* Not specified

Land Pattern
(Only for Reference)



Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of JH.
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.