

FEATURES

- 100% EAS Guaranteed
- Green Device Available
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology

BVDSS	RDS ON	ID
-30V	8.7mΩ	-50A

General Description

The JHQ3115 is the high cell density trenched P-ch MOSFETs, which provide excellent $R_{DS(on)}$ and gate charge for most of the synchronous buck converter applications.

The JHQ3115 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

DFN 3X3 Pin Configuration





Table1 Absolute Maximum Ratings ($T_C=25^{\circ}\text{C}$, unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^{\circ}\text{C}$	Continuous Drain Current, $V_{GS} @ -10V^1$	-50	A
$I_D@T_C=100^{\circ}\text{C}$	Continuous Drain Current, $V_{GS} @ -10V^1$	-32	A
I_{DM}	Pulsed Drain Current ²	-200	A
EAS	Single Pulse Avalanche Energy ³	125	mJ
I_{AS}	Avalanche Current	-50	A
$P_D@T_C=25^{\circ}\text{C}$	Total Power Dissipation ⁴	38	W
T_{STG}	Storage Temperature Range	-55 to 150	$^{\circ}\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^{\circ}\text{C}$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	65	$^{\circ}\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	2.3	$^{\circ}\text{C/W}$

Table 2. Thermal Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-30	---	---	V
R _{DS(ON)}	Static Drain -Source On -Resistance ²	V _{GS} =-10V, I _D =-30A	---	7.3	8.7	mΩ
		V _{GS} =-4.5V, I _D =-1.5A	---	11	13.5	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =-250uA	-1.2	---	-2.5	V
I _{DSS}	Drain-Source Leakage Current	V _{DS} =-24V, V _{GS} =0V, T _J =25°C	---	---	-1	uA
		V _{DS} =-24V, V _{GS} =0V, T _J =55°C	---	---	-5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =-5V, I _D =-30A	---	25	---	S
Q _g	Total Gate Charge (-4.5V)	V _{DS} =-15 V, V _{GS} =-4.5V, I _D =-1.5A	---	30	---	nC
Q _{gs}	Gate-Source Charge		---	10	---	
Q _{gd}	Gate -Drain Charge		---	10.4	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =-15 V, V _{GS} =-10V, R _G =3.3Ω I _D =-15 A	---	9.4	---	ns
T _r	Rise Time		---	10.2	---	
T _{d(off)}	Turn-Off Delay Time		---	117	---	
T _f	Fall Time		---	24	---	
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz	---	3448	---	pF
C _{oss}	Output Capacitance		---	508	---	
C _{rss}	Reverse Transfer Capacitance		---	421	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	-50	A
I _{SM}	Pulsed Source Current ²		---	---	-13.0	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =-1 A, T _J =25°C	---	---	-1	V
t _{rr}	Reverse Recovery Time	I _F =-15A, dI/dt=100A/?s,	---	20	---	nS
Q _{rr}	Reverse Recovery Charge	T _J =25°C	---	9.5	---	nC

Note :

1.The data tested by surface mounted on a 1 inch ²FR -4 board with 2OZ copper.

2.The data tested by pulsed, pulse width ≤300us, duty cycle ≤2%

3.The EAS data shows Max. rating. The test condition is V_{DD}=-25V, V_{GS}=-10V, L=0.1mH, I_{AS}=-50A

4.The power dissipation is limited by 150°C junction temperature

5.The data is theoretically the same as I_D, in real applications, should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J




Fig. 7 Capacitance




Fig. 8 Safe Operating Area




Fig. 9 Normalized Maximum Transient Thermal Impedance




Fig. 10 Switching Time Waveform





Fig. 11 Unclamped Inductive Switching Waveform

DFN3*3 Package Outline Dimensions



SYMBOLS	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.70	0.80	0.90	0.028	0.031	0.035
A2	0.00	--	0.05	0.000	--	0.002
B	0.24	0.30	0.35	0.009	0.012	0.014
C	0.10	0.15	0.25	0.004	0.006	0.010
D	2.90	3.00	3.20	0.114	0.118	0.126
D2	2.15	2.35	2.59	0.085	0.093	0.102
E	2.90	3.00	3.12	0.114	0.118	0.123
E2	3.05	3.20	3.45	0.120	0.126	0.136
E3	1.55	1.75	1.95	0.061	0.069	0.077
E4	0.48	0.58	0.68	0.019	0.023	0.027
E5	0.28	0.43	0.58	0.011	0.017	0.023
E6	0.43	0.63	0.87	0.017	0.025	0.034
L	0.30	0.40	0.50	0.012	0.016	0.020
L2	0.00	--	0.10	0.000	--	0.004
e	--	0.65	--	--	0.026	--

Friendship Reminder

■ JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.

■ Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

■ JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.

■ JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

■ No license is granted by implication or otherwise under any intellectual property rights of JH.

■ JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.