

### Features

- Advanced Trench MOS technology
- 100% EAS Guaranteed
- Green Device Available


### Product Summary

BVDSS	RDSON	ID
30V	28mΩ	7A
-30V	32mΩ	-7A

### Applications

- Synchronous Rectification.
- Motor Control.
- Fan Application

### DFN3X3 NEP Pin Configuration



### Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
$V_{DS}$	Drain-Source Voltage	30	-30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	V
$I_D@T_A=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	7	-7	A
$I_D@T_A=70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	5	-5	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	20	-18	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	8.1	45	mJ
$I_{AS}$	Avalanche Current	12.7	-30	A
$P_D@T_A=25^\circ C$	Total Power Dissipation <sup>4</sup>	2.5	2.5	W
$T_{STG}$	Storage Temperature Range	-55 to 150	-55 to 150	$^\circ C$
$T_J$	Operating Junction Temperature Range	-55 to 150	-55 to 150	$^\circ C$

### Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup>	---	85	$^\circ C/W$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient <sup>1</sup> ( $t \leq 10sec$ )	---	50	$^\circ C/W$

**N-Channel Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	30	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=6A$	---	---	28	m $\Omega$
		$V_{GS}=4.5V, I_D=4A$	---	---	40	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.0	---	2.5	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=24V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	$\mu A$
		$V_{DS}=24V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	$\pm 100$	nA
$g_{fs}$	Forward Transconductance	$V_{DS}=5V, I_D=6A$	---	12.8	---	S
$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$	---	2.3	---	$\Omega$
$Q_g$	Total Gate Charge (4.5V)	$V_{DS}=20V, V_{GS}=4.5V, I_D=6A$	---	5	---	nC
$Q_{gs}$	Gate-Source Charge		---	1.11	---	
$Q_{gd}$	Gate-Drain Charge		---	2.61	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=12V, V_{GS}=10V, R_G=3.3\Omega, I_D=6A$	---	7.7	---	ns
$T_r$	Rise Time		---	46	---	
$T_{d(off)}$	Turn-Off Delay Time		---	11	---	
$T_f$	Fall Time		---	3.6	---	
$C_{iss}$	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$	---	416	---	$\mu F$
$C_{oss}$	Output Capacitance		---	62	---	
$C_{rss}$	Reverse Transfer Capacitance		---	51	---	

**Diode Characteristics**

$I_S$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0V, \text{Force Current}$	---	---	7	A
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{DD}=25V, V_{GS}=10V, L=0.1\text{mH}, I_{AS}=12.7A$
- 4.The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_S$  , in real applications , should be limited by total power dissipation.

**P-Channel Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30	---	---	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=-10V, I_D=-6A$	---	---	32	m $\Omega$
		$V_{GS}=-4.5V, I_D=-4A$	---	---	56	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-1.0	---	-2.5	V
$I_{DSS}$	Drain-Source Leakage Current	$V_{DS}=-24V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	$\mu A$
		$V_{DS}=-24V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	$\pm 100$	nA
$g_{fs}$	Forward Transconductance	$V_{DS}=-5V, I_D=-6A$	---	12.6	---	S
$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$	---	15	---	$\Omega$
$Q_g$	Total Gate Charge (-4.5V)	$V_{DS}=-20V, V_{GS}=-4.5V, I_D=-6A$	---	9.8	---	nC
$Q_{gs}$	Gate-Source Charge		---	2.2	---	
$Q_{gd}$	Gate-Drain Charge		---	3.4	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-24V, V_{GS}=-10V, R_G=3.3\Omega, I_D=-1A$	---	16.4	---	ns
$T_r$	Rise Time		---	20.2	---	
$T_{d(off)}$	Turn-Off Delay Time		---	55	---	
$T_f$	Fall Time		---	10	---	
$C_{iss}$	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1\text{MHz}$	---	930	---	$\mu F$
$C_{oss}$	Output Capacitance		---	148	---	
$C_{rss}$	Reverse Transfer Capacitance		---	115	---	
<b>Diode Characteristics</b>						
$I_S$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0V$ , Force Current	---	---	-7	A
$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_S=-1A, T_J=25^\circ\text{C}$	---	---	-1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{DD}=-25V, V_{GS}=-10V, L=0.1\text{mH}, I_{AS}=-30A$
- 4.The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_S$  , in real applications , should be limited by total power dissipation.

### N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized V<sub>GS(th)</sub> vs T<sub>J</sub>




Fig.6 Normalized R<sub>DS(on)</sub> vs T<sub>J</sub>




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform






Fig.11 Unclamped Inductive Switching Waveform


**P-Channel Typical Characteristics**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs G-S Voltage**




**Fig.3 Source Drain Forward Characteristics**



**Fig.4 Gate-Charge Characteristics**



**Fig.5 Normalized  $V_{GS(th)}$  vs  $T_J$**



**Fig.6 Normalized  $R_{DS(on)}$  vs  $T_J$**




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform

# DFN3\*3 Package Outline Dimensions



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.70	0.85	0.027	0.034
b	0.20	0.40	0.007	0.016
c	0.10	0.25	0.004	0.010
D	3.15	3.45	0.124	0.136
D1	2.90	3.20	0.114	0.126
D2	1.54	1.98	0.060	0.080
D3	0.10	0.30	0.004	0.012
E	3.15	3.45	0.124	0.136
E1	3.00	3.25	0.118	0.128
E2	2.29	2.65	0.090	0.104
e	0.65 BSC		0.025 BSC	
H	0.28	0.65	0.011	0.026
θ	0°	14°	0°	14°
L	0.30	0.50	0.012	0.020
L1	0.13		0.005	
M	---	0.15	---	0.006



## Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
  
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
  
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
  
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
  
- No license is granted by implication or otherwise under any intellectual property rights of JH.
  
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.