

Features

- Super Low Gate Charge
- 100% EAS Guaranteed
- Green Device Available
- Excellent CdV/dt effect decline
- Advanced high cell density Trench technology



Description

The JHS3004 is the high cell density trenched N-ch MOSFETs, which provide excellent R_{DS(on)} and gate charge for most of the synchronous buck converter applications. The JHS3004 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

Product Summary

BVDSS	R _{DS(on)}	I _D
30V	9mΩ	10.3A

SOP8 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	30	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	10.3	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	8.2	A
I _{DM}	Pulsed Drain Current ²	42	A
EAS	Single Pulse Avalanche Energy ³	61	mJ
I _{AS}	Avalanche Current	35	A
P _D @T _A =25°C	Total Power Dissipation ⁴	1.5	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient ¹	---	85	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	36	°C/W

JHS3004

Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	30	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	---	0.027	---	$V/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=10A$	---	7.5	9	m Ω
		$V_{GS}=4.5V, I_D=8A$	---	11	14	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.2	1.5	2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-5.8	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=24V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=24V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=5V, I_D=10A$	---	5.8	---	S
R_g	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$	---	2.2	3.8	Ω
Q_g	Total Gate Charge (4.5V)	$V_{DS}=15V, V_{GS}=4.5V, I_D=10A$	---	12.6	17.6	nC
Q_{gs}	Gate-Source Charge		---	4.2	5.9	
Q_{gd}	Gate-Drain Charge		---	5.1	7.1	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=15V, V_{GS}=10V, R_G=3.3\Omega, I_D=10A$	---	6.2	12.4	ns
T_r	Rise Time		---	59	106	
$T_{d(off)}$	Turn-Off Delay Time		---	27.6	55	
T_f	Fall Time		---	8.4	16.8	
C_{iss}	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$	---	1317	1845	pF
C_{oss}	Output Capacitance		---	163	228.2	
C_{riss}	Reverse Transfer Capacitance		---	131	183.4	
Diode Characteristics						
I_S	Continuous Source Current ^{1,5}	$V_G=V_D=0V, \text{Force Current}$	---	---	10.3	A
I_{SM}	Pulsed Source Current ^{2,5}		---	---	42	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=10A, di/dt=100A/\mu s, T_J=25^\circ\text{C}$	---	12.5	---	nS
Q_{rr}	Reverse Recovery Charge		---	5	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25V, V_{GS}=10V, L=0.1\text{mH}, I_{AS}=35A$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform

$$EAS = \frac{1}{2} L \times I_{AS}^2 \times \frac{BV_{DSS}}{BV_{DSS} - V_{DD}}$$

SOP-8L Package Outline



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.700	5.150	0.185	0.203
B	3.700	4.100	0.146	0.161
C	1.23	1.753	0.048	0.069
D	0.310	0.510	0.012	0.020
F	1.070	1.470	0.042	0.058
H	0.160	0.254	0.006	0.010
I	0.050	0.254	0.002	0.010
J	5.750	6.250	0.226	0.246
M	0.400	1.270	0.016	0.050

Friendship Reminder

■ JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.

济南晶恒（以下简称 JH）保留未经通知，变更本文件和与本文件相关的产品及规格的权利。

■ Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

使用方应在使用、采购本产品之前获取并确认产品信息和规格书的最新版本。

■ JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.

JH 对其产品用于某特定用途的适用性，既不做任何保证、说明或担保，也不承担任何应用协助或使用方设计的法定责任。

■ JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

JH 不保证或承担任何责任，其产品被采购使用于任何非预期或授权的应用，

■ No license is granted by implication or otherwise under any intellectual property rights of JH.

此规格书属于 JH 的知识产权,没有经过我司授权不得抄袭。

■ JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.

没有 JH 的书面授权，JH 的产品不能在生命支撑设备或系统里作为关键零件使用。